



UNIVERSITÀ DEGLI STUDI DI PAVIA
CORSO DI DOTTORATO IN MICROELETTRONICA

A/D converter for serdes in 7nm FinFET technology

Tutor: Edoardo BONIZZONI

PhD Student: Zhaochen Yin

Cicle: XXXIII

1. Introduction

During the academic year 2018-2019, my research, A/D converter for serdes in 7nm FinFET technology, includes four main activities. They are: the design of a voltage comparator, a capacitive DAC, a sub-channel clock generator, and a 7 bits asynchronous SAR logic.

2. Structure of the ADC

Fig. 1 shows the Asynchronous SAR ADC structure. The SAR ADC consists of digital-to-analog converters, a comparator and Asynchronous SAR logic. The SerDes system employs a 7-bit, 64-way time-interleaved SAR ADC. The ADC supports an input range of 600mV diff-pp. The ADC is simulated with a power supply voltage of 0.9V.




Figure 1 - Structure of the 7 bits Time-interleaved ADC

3. Comparator

The comparator is the key component for our design. It determines the accuracy, has the highest influence on speed, and contributes significantly to the power consumption. Fig. 2 shows the architecture of the strong-arm latch comparator. It consists of an n-channel input differential pair (M10-M11), two cross-coupled pairs (M1-M2, and M8-M9, respectively), and six switches, driven by the clock signal, CK. The circuit operates in two phases. When the clock signal is low, transistors M3

to M7 are turned on, keeping the two output nodes, V_{out+} and V_{out-} , equalized and reset to the supply voltage, V_{DD} . At the same time, transistor M12 is turned off. When CK switches to the high logic level, transistors M3 to M7 turn off, while transistor M12 enables the voltage comparison. The action of the two cross-coupled pairs is such that one output voltage goes to V_{DD} while the other reaches ground. The main advantage of the Strong-arm latch is the high conversion speed and the zero static power consumption.




Figure 2 - Schematic of strong-arm latch

The comparator offset is an important parameter that influences the system performance. Due to the pre-charge action of M3 to M7 keeps M1, M2 and M8, M9 off initially, thereby reducing their off contribution, so the M11 and M10 are the dominant contributors. In order to analyze the offset of the comparator, a Monte Carlo simulation was carried out in the different technologies. To evaluate the offset, the input signal is varied from -15 mV to $+15$ in 10 ns, with an input common-mode voltage of 750 mV and a clock frequency of 1~GHz. The slope of the input signal is then 3 mV/ns. Fig. 3 shows the 200-iteration Monte Carlo histogram of the delay T_d after which the comparator output switches state. Ideally, this should occur for $T_d = 5$ ns (when the input signal is actually 0 V). The comparator offset can then be calculated in mV as $V_{os} = 3(T_d - 5)$, while its standard deviation σ_{os} in mV is $3\sigma_T$. Fig.3 shows the result of the standard deviation is 1.90ns(5.7mV)




Figure 3- Monte Carlo analysis

4. Capacitive DAC

Fig. 4 shows the schematic of the capacitive DAC. The reference voltage used in CDAC is provided externally, the reference voltages are 0.9V, 0.825V, 0.7875V for V_{TOP} , V_{TOP2} , V_{TOP4} , and 0.6V, 0.675V, 0.7125V for V_{BOT} , V_{BOT2} , V_{BOT4} , respectively. The number for each capacitance slice is 8,4,2,1,1,1, and the last two cap arrays use the fractional reference voltage. The reason to use different reference voltage at last two slices is to reduce the total number of the unit cap and compress the CDAC

settling time. The kT/C noise limit imposes the minimum tolerable unity capacitor: 0.18 fF. this design uses the minimum value of capacitance that can be achieved in 7nm technology, 1.3fF. The CDAC control signals DAC_TOP<5:0>, DAC_CM<5:0> and DAC_BOT<5:0> are generated from the SAR logic with internal clock generator.




Figure 4 - Schematic of CDAC

5. Clock generator




Figure 5 – Shunt signal generator.

There is only one external clock used in this design, which has a frequency of 1GHz, 50% duty cycle and 0.9V peak to peak amplitude. Fig. 5 shows the shunt signal generator. In the DAC, the designed sampling time is 38 ps, and the shunt signal generator is introduced to change the duty cycle. Fig. 6 shows the time skew block, and this block uses the shunt signal to generate the signal used in CDAC and SAR logic.




Figure 6 – Time skew block.

6. SAR logic




Figure 7 - SAR logic

Fig. 7 shows the SAR logic that includes two banks of D flip-flops. The cascaded D flip-flops on the top is a shift register, triggered by the comparator ready signal, and then it provides the successive step signal at CLK6 to CLK0. The time interval between the sample signal and CLK0 is the working time for the comparator, the NOR gate and NAND gate are implemented to ensure the clock of comparator reset when the last comparison finished. The bottom D flip-flops are triggered by the rising edge of the step signal, then capture the comparator output one after another, the output results of these flip-flops are sent to control the CDAC.

7. Simulation results




Figure 8 - Layout of the sub-channel.




Figure 9 – FFT spectra at 800MS/s with 399-MHz input

Fig. 8 shows the layout of the sub-channel. Due to a problem of missing code, verified in PLS simulations, an extra delay is added to the clock of the comparator. The reported PLS results are with the extraction of each internal block without the layout of internal blocks connections. The core sub-ADC occupies an active area of $22.65 \mu\text{m} \times 22.22 \mu\text{m}$, as shown in Fig. 8. The maximum sampling rate is 800MS/s. Fig. 9 shows the achieved FFT spectrum: the SNDR is 38.2 dB and the corresponding ENOB is 6.05 bits.



Università di Pavia

DOTTORATO DI RICERCA IN MICROELETTRONICA

PIANO DELLE ATTIVITA' DIDATTICO-FORMATIVE - a.a. 2018-2019.

DOTTORANDO:Zhaochen Yin..... CICLO: ANNO:

ARGOMENTO DELLA TESI:

A/D converter for serdes in 7nm FinFET technology

TUTOR: *Edoardo BONIZZONI*

ATTIVITA' PREVISTE NELL'ANNO ACCADEMICO (con certificazione)	ore o num	CFU
1a) Insegnamenti ufficiali UniPV o corsi graduate (CFR previsti nel manifesto degli studi)	(num)	
1b,c) Scuole di Dottorato, di Enti di Ricerca, Corsi intensivi (0.2 CFR / ora)IOT.....ADCC 2019.....	/	8.93
1b,c) Esami finali di Scuole e di Corsi Intensivi (1 CFR / esame)	(num)	
1d) Partecipazione a seminari di dottorato (0.2 CFR / seminario)	(num) 13.3	0.6
1e) Periodi di studio e ricerca all'estero (da 1 a 3 CFR a discrezione del CdD)		
2a) Presentazione di lavori a congressi nazionali (1 CFR / pres.)	(num)	
2a) Presentazione di lavori a congressi internazionali (1 CFR / pres.)	(num)	
2b) Pubblicazioni su riviste nazionali (1 CFR / pubblicazione)	(num)	
2b) Pubblicazioni su riviste internazionali (vedi dettagli regolamento)	(num)	
2b) Pubblicazioni su atti di congresso (con DOI) (vedi dettagli regolamento)		
2c) Titolarità di seminari specialistici di ricerca (0,5 CFR / seminario)	(num) 1	
2d) Titolarità di seminari didattici frontali (0,2 CFR / ora)	(ore)	
Crediti già acquisiti nel primo e/o secondo anno del dottorato		3.9
TOTALE		13.43

Il dottorando *Zhaochen Yin*

Visto del tutore: *E. Bonizzoni*

Piano approvato / modificato il *9./23/2019*

Il Coordinatore: _____